We present a novel and efficient, in terms of circuit depth, design for Shor's quantum factorization algorithm. The circuit effectively utilizes a diverse set of adders based on the Quantum Fourier transform (QFT) Draper's adders to build more complex arithmetic blocks: quantum multiplier/accumulators by constants and quantum dividers by constants. These arithmetic blocks are effectively architected into a quantum modular multiplier which is the fundamental block for the modular exponentiation circuit, the most computational intensive part of Shor's algorithm. The proposed modular exponentiation circuit has a depth of about 2000n 2 and requires 9n + 2 qubits, where n is the number of bits of the classic number to be factored. The total quantum cost of the proposed design is 1600n 3 . The circuit depth can be further decreased by more than three times if the approximate QFT implementation of each adder unit is exploited.
Introduction
One of the most well-known quantum algorithms is Shor's algorithm [1] for integer factorization. It is currently one the most promising algorithm for implementation on a quantum computer due to its extremely important applicability in the cryptanalysis field. Compared to its classical (non-quantum) number factorization counterpart algorithms, Shor's factorization algorithm offers superpolynomial execution speedup.
The quantum part of Shor's algorithm essentially consists of the two main blocks shown in Figure 1: • A modular exponentiation circuit U f computing the function f (x) = a x mod N , where N is the n-bit number to be factored, a is a random number between 2 and N − 1 which is co-prime to N , and x is the argument of the function taking values between 0 and at least N 2 . • An inverse Quantum Fourier Transform (QFT -1 ) circuit.
The most computational intensive quantum part of Shor's algorithm is the modular exponentiation circuit U f . It applies the following transform to its quantum input:
The purpose of the Hadamard (H) gates at the upper register is to create a quantum superposition of numbers x (x = 0 . . . N 2 ) before providing it to the modular exponentiation circuit U f . The measurement gates jointly give an integer which may give the factors of N with high probability through further classical post-processing. If not succeeding then Shor's algorithm is re-executed with a new random number a.
Our work proposes an architecture for the modular exponentiation section of the Shor's algorithm which consists of the following main components:
• a quantum controlled multiplier/accumulator by constant, based on previous work done by Draper [2] and Bauregard [3] , but having the advantage of linear depth exploiting the fact that one of the factors is constant, decomposing doubly controlled rotation gates to simple controlled rotation gates [4] and then suitably rearranging them, and
• a quantum divider by constant based on the division by constant algorithm proposed by Granlund and Montgomery [5] . This quantum divider also has a linear depth. By combining the above building blocks we achieve to build a quantum controlled modular multiplier with linear depth which is then used as the basic building block for the quantum modular exponentiation circuit of quadratic depth. This modular exponentiation circuit has same depth order and qubits order with circuits proposed by Zalka [6] and Kutin [7] , but it computes the exact result, while the last two mentioned circuits operate in a way that results to approximate computations.
This paper is organized as follows. Section 2 provides a background for the design of modular exponentiation circuits from elementary quantum arithmetic circuits, summarizes related work and discusses previously published arithmetic blocks that will be used in the proposed design. Section 3 presents a linear depth multiplier by constant and accumulate unit based on QFT. Section 4 introduces a linear depth divider by constant unit, also based on QFT. In Section 5, we combine the two previous units and describe a generic version of a modular multiplier which can be used as the building block of a modular exponentiation circuit. In Section 6 an optimized version of a modular multiplier is presented. In Section 7 we give a detailed complexity analysis both in terms of space and time along with comparisons with other circuits presented in the literature; implementation difficulties are also discussed. Section 8 concludes the paper.
Background

Decomposition into modular multipliers
If ⌈log 2 N ⌉ is the required number of bits to represent the number N to be factored, we can see that the upper quantum register in Figure 1 requires at least 2n qubits, because Shor's algorithm requires x to take values between 0 and at least N 2 . It also requires n qubits for the lower quantum register (to hold a modulo N integer), leading to a total requirement of 3n qubits. The modular exponentiation function can be written as:
where x i , (i = 0 . . . 2n − 1) are the bits of the binary expansion of x, that is x = (x 2n−1 , . . . , x 1 , x 0 ) and we can readily produce the equivalent design shown in Figure 2 .
This design uses 2n controlled-U ( CU ) blocks. Each block denoted as CU a 2 i is a controlled modular N multiplier of its input (the lower quantum register) by constant a . Design of modular exponentiation circuit using only one qubit to control the modular multipliers. The phase shift gates R depend on all previous measurement results and implement the inverse QFT, while the X gates are negations conditioned on the result of each measurement [3] .
CU a 2 i (|c |y ) = |c |(a
The CU a 2 i blocks commute and the inverse QFT can be implemented semiclassically. Therefore, the circuit can be re-designed into that of Figure 3 which uses only one qubit for controlling 2n CU a 2 i gates instead of 2n different qubits ( [3] , [8] , [9] ).
Previous work on Shor's algorithm designs
It is well-known that the most computational intensive part of a quantum circuit for Shor's algorithm is the modular exponentiation circuit. Several designs for quantum exponentiation have been proposed in the literature. In general, they adopt a top-down approach where the modular exponentiation is realized using modular multiplier blocks, which in turn are constructed using modular adder blocks, then using the lowest level block, the adder. For this reason, most of the effort has been devoted to the design of the quantum equivalent of a digital adder and its improvement in terms of complexity: reduction of the total number of required qubits (ancilla and working) and reduction of the depth of the circuit (total number of steps required to complete the computation). Many of the quantum addition circuits introduced in the literature are inspired from their known classical counterparts through the design of reversible versions of them. The most important of these approaches are the Vedral-Barenco-Ekert (VBE) ripple-carry adder [10] , the Beckman-Chari-DevabhaktuniPreskill (BCDP) ripple-carry adder [11] , the Cuccaro-Draper-Kutin-Moulton (CDKM) ripple carry adder [12] , the Draper-Kutin-Rains-Svore (DKRS) carry-lookahead adder [13] , the Takahashi-Kunihiro (TK) ripple-carry adder [14] , the Gossett carry-save adder [15] , the Zalka carry-select adder [6] and the VanMeter-Itoh (VI) carry-select adder and conditional-sum adder [16] . Some of the above proposals for quantum addition circuits emphasize on minimizing on the number of required qubits, while other methods try to minimize the depth of the circuit. Other efforts concentrate on building architectures restricted on the condition of local communications between the qubits either in 1D-NTC (1-Dimension, linear Nearestneighbour, Two qubit gates, Concurrent execution) such as those of Fowler-Devitt-Hollenberg (FDH) [17] and Kutin's [7] , or in 2D-NTC such as those of Choi-VanMeter (CV) [18] and Pham-Svore (PS) [19] . The method to build a complete exponentiation circuit based on a particular addition circuit is not unique, and various studies concerning the trade-off between space (number of required qubits) and time (depth of the circuit) have been reported as in [16] . Not all previous publications provide a complete modular exponentiation circuit, but assuming we can build one using the previously discussed hierarchy (adder)-(modular adder)-(modular multiplier)-(modular exponentiator), we can make rough approximations about the design complexity in each case and comparisons with the proposed exponentiation design (see Section 7 for the comparisons). Notable exceptions of the above top-down trend that builds a complete modular exponentiation circuit from the quantum equivalent of classical binary adder are circuits that use the Draper's QFT adder [2] like Beauregard's circuit [3] , Fowler-Devitt-Hollenberg circuit (FDH) [17] , and Kutin's first circuit of [7] . These three circuits implement the addition of two integers by converting one of them in the Fourier domain using QFT and then converting the sum back to the binary representation. Another method which surpassess the common hierarchy of computation is Zalka's FFT multiplier [6] that implements a multiplier using the FFT method of computing a convolution sum. Our novel design of the quantum modular exponentiation architecture concentrates mainly on minimizing the circuit depth. It adopts the Draper's QFT adder [2] as a basic building block, modifies Beauregard's multiplier/accumulator [3] so as to reduce its depth from O(n 2 ) to O(n), and by developing a quantum divider based on Granlund-Montgomery classical division by constant algorithm [5] , it hierarchically builds upon the following sequence: (adder) (multiply/accumulator) (constant divider) (modular multiplier) (modular exponentiator).
QFT adders ΦADD, C ΦADD, CC ΦADD
We first describe the four QFT adders [2] that will be extensively used in our modular exponentiation design. Since in every iteration of Shor's algorithm the randomly picked number a in Eq. 1 remains constant, we need an adder receiving a quantum integer (that is a potential superposition of integer x as required by the algorithm) as its first operand and a constant classical integer as its second. Three variations of this adder are required for the multiplier unit: the QFT constant adder (ΦADD), the controlled QFT constant adder (CΦADD) and the doubly controlled QFT constant adder (CCΦADD). A generic QFT adder for adding two quantum integers will be also used subsequently in the quantum divider circuit. These four QFT adders will be denoted in all figures as ΦADD and they will be easily differentiated by the quantum wires connected as inputs and outputs on their symbols. Figure 4 shows the simple (uncontrolled) QFT constant adder ΦADD and its symbol. It adds the n-bit constant integer a to an n-qubit quantum number |b = |b n−1 · · · |b 1 |b 0 = |b n−1 ⊗ · · ·⊗ |b 1 |b 0 . Number b must be already transformed in the Fourier domain by a QFT block before entering the ΦADD block through the relation: 
The individual j th qubit |φ j (b) of the quantum Fourier transformed number is given by the relation: The one-qubit gates shown in Figure 4 are rotation quantum gates each one described by the equations (R k is a phase shift gate):
Therefore, it can be shown that the output of the ΦADD circuit is |φ(b + a) , the quantum Fourier transformed sum b + a. The sum can be recovered in the computational basis after applying an inverse QFT. Excluding the forward and inverse QFT, the circuit has a complexity of n qubits and a depth of 1 because the rotation gates can all operate in parallel.
An extension of the constant adder ΦADD circuit can be done if we use controlled rotation gates with same rotation angles as those defined in Eq. 6. This circuit and its symbol are depicted in Figure 5 . It has a common controlling qubit |c for each rotation gate and performs the following transform . CΦADD controlled adder circuit of depth n and its symbol. This circuit adds the constant a to the quantum integer b when the control qubit |c is |1 . Again, the constant value a is hardwired in the controlled rotation gates as defined in Eq. 6. . The doubly-controlled adder circuit CCΦADD of depth n and its symbol. This is an extension of the CΦADD circuit and the addition is performed when both the control qubits |c 1 and |c 2 are |1 .
CΦADD a (|c |φ(b) ) = |c |φ(b + ca)
The CΦADD circuit performs the addition only when the controlling qubit |c is |1 giving the result |φ(b + ca) , otherwise the result is the input |φ(b) .The CΦADD adder needs n + 1 qubits and has a depth of n because the controlled rotation gates must operate sequentially as they have a common controlling qubit.
A further extension is shown in Figure 6 , which is the doubly-controlled ΦADD circuit (CCΦADD) and its symbol. The circuit is similar to the CΦADD, but its gates are doublycontrolled rotation gates. The two controlling qubits of each rotation gate are |c 1 and |c 2 . The CCΦADD circuit performs the transform: 
That is, it performs the addition only when both the controlling qubits |c 1 and |c 2 are |1 and results |φ(b + a) , otherwise the result is the input |φ(b) . The CCΦADD adder needs n + 2 qubits and like the CΦADD has a depth of n because the doubly-controlled rotation gates must operate sequentially as they have common controlling qubits.
Finally, we give in Figure 7 the circuit diagram and symbol of the generic QFT adder (ΦADD) that adds two quantum numbers. The circuit diagram of Figure 7 is the parallel version of the adder that has a depth of n. The operation of the circuit is to add two quantum integers each of n qubits and is described by Eq. 9:
The upper input bus in the symbol consists of the qubits |a 0 , . . . , |a n−1 that control the rotation gates.. These qubits remain unaltered by the ΦADD unit. As shown in Figure 7 and Eq. 9 one of the integers must be already transformed in the QFT domain which will also be the case for the sum result.
Fourier Multiplier/Accumulator -ΦMAC
In this section we describe a quantum circuit given in [3] , which from this point onwards we name ΦMAC; it utilizes the CCΦADD adders described in the previous subsection and accumulates the product of a constant n-bit integer a with a quantum n-qubit integer, |x to a quantum 2n-qubit integer |b , giving the accumulation result |b + ax . Furthermore, the circuit has a controlling qubit |c , that enables (when |c = |1 ) or disables (when |c = |0 ) the accumulation operation (in the latter case the result is |b ). Hence, the circuit uses a total of 3n + 1 qubits and its operation can be described as:
Taking into account the binary expansion of integer x = (x n−1 , . . . , x 1 , x 0 ), we can write the product ax as:
Therefore, the accumulation of the product ax with b can be achieved by the successive addition of n constant integers a, 2a, . . . , 2 n−1 a each one being added conditionally on the qubit value x j , j = 0, 1, . . . , n−1, respectively. Hence, the ΦMAC circuit can be built as shown in Figure 8 , assuming that the lowest 2n qubits (those that participate in the accumulation) are already transformed in the QFT representation by a previous QFT block. Actually, the circuit comprises a series of CCΦADD blocks described in the previous subsection, each one adding in succession the integers a, 2a, . . . , 2 n−1 a, and controlled by their two controlling qubits. The first controlling qubit |c 1 is common to all the CCΦADD blocks and becomes the controlling bit for the ΦMAC block. The second controlling qubit |c 2 of the j th adder CCΦADD is the corresponding input qubit |x j , j = 0, . . . , n − 1 of the ΦMAC block. Fig. 8 . Block level design of the multiplier/ accumulator unit ΦMAC and its symbol. The basic blocks depicted here are the CCΦADD units of Figure 6 . A detailed diagram of the above circuit is provided in Figure 9 .
The detailed design of the ΦMAC block that consists of doubly controlled rotation gates, is depicted in Figure 9 . The j th CCΦADD block adds to the 2n qubits that hold the accumulation result (in the QFT field) the integer c (j) = 2 j a, whose binary expansion is:
assuming that a −1 , a −2 , . . . , a −n = 0. The doubly controlled rotation gates A (j) l in Figure  9 affect the l th qubit of the accumulation register by using the following rotation matrix (if both the controlling qubits are in state |1 .
Thus, constant number a affects each adder of the ΦMAC unit through Eq. 13, determining the rotation angle for each doubly controlled rotation gate. 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 Fig. 9 . Detailed design of the initial multiplier/accumulator ΦMAC unit having depth 2n 2 . The depth improvement of this circuit is described in Section 3 and the improved ΦMAC is depicted in Figure 12 .
3 Depth-Optimized Fourier Multiplier/Accumulator -ΦMAC In this Section we describe one of the basic building blocks of the proposed designs for the modular exponentiation circuit. We modify the multiply/accumulate circuit (ΦMAC) of Beauregard [3] reducing its depth from O(n 2 ) to O(n). The circuit of Figure 9 is composed of n CCΦADD adders, each consisting of 2n doublycontrolled rotation gates with rotation matrix A (j) l as described by Eq. 13, requiring a total of 2n 2 such gates. All these gates have one common control qubit |c , which is the control qubit of the ΦMAC unit. Fig. 10 . Doubly controlled three-qubit gate decomposition on a network of two-qubit gates. Fig. 11. (a) The j th ΦADD subcircuit of the ΦMAC, (b) the rearrangement of the j th ΦADD subcircuit after exploiting the decomposition of Figure 10 .
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If we decompose each doubly controlled rotation gate into a network of single controlled gates [4] as depicted in Figure 10 , we can re-arrange the rotation gates of the whole circuit so as to have a revised circuit with smaller depth. The matrices V (j) l and V (j) † l of the rotation gates in Figure 11 corresponding to the ΦMAC matrices A (j) l , are given by the following equations:
A closer look of the subcircuit of Figure 11a that corresponds to the adder of constant a2 j (the subcircuit corresponding to qubits |c , |x j , |φ 2n−1 , . . . , |φ 1 , |φ 0 ) reveals that all the first 2n V (j) l gates controlled by qubit |x j can be moved to the left of the subcircuit of Figure 11b , because they are all controlled by the same qubit |x j upon which a CNOT gate controlled by qubit |c has acted an even number of times. This is equivalent to no CNOT gate acting. Similarly, all the odd numbered 2n CNOT gates that correspond to the decomposition of each A (j) l gate can be replaced by exactly one CNOT gate affecting qubit |x j and controlled by qubit |c .
Next, all the V (j) † l gates controlled by qubit |x j can be moved exactly after the CNOT gate as shown in Figure 11b , because their control is done by the qubit |x j , upon which a CNOT gate controlled by qubit |c has acted an odd number times. This is equivalent to only one CNOT gate. Also, the even numbered group of 2n CNOT gates corresponding to the decomposition of each A (j) l gate are merged to a simple CNOT gate exactly after the grouping of the controllable V (j) † l gates. Finally, using the same arguments as before we can merge the last 2n V After these transformations, we can combine the n quantum adders CCΦADD in a highly parallel circuit as depicted in Figure 12 for the case n = 3. Figure 12 refers to the case of multiplying a three bit integer constant a with a three qubits quantum integer x and accumulating the resulting product into a six qubits quantum register. This circuit is built by successively connecting n CCΦADD blocks and exploiting the fact that all the controllable rotation gates commute. Furthermore, the last V (j) l gates acting upon qubit |φ l can be merged (as long as they are all controlled by qubit |c ) to a single controlled gate W l , with rotation matrix:
A circuit depth analysis for the ΦMAC unit of Figure 12 shows that if the two-qubit gates acted upon and controlled by different qubits operate in parallel, then for the first V (j) l gates a total of 2n computation steps are required, for the odd group CNOT gates and the V (j) † l , 3n more computations steps are require, for the even group CNOT gates n more computation steps are required, and for the W l gates, 2n more computation steps are required. Consequently, the total required computational steps required for the proposed implementation of the multiplier/accumulator unit is linear in size and has a depth of 8n. Furthermore, the proposed circuit uses almost exclusively two-qubit rotation gates, instead of three-qubit gates, making it more suitable for physical realizations [20, 21, 22, 23, 24] . Fault tolerance aspects of the circuit depth are not taken into account. This point is separately addressed in Section 7. 
QFT Divider by constant -GMΦDIV
The proposed modular exponentiation design does not use a modular adder to construct the multiplier/accumulator unit but it is rather based on simple adders. For this reason, we are forced to implement the modular operation after the multiplication by incorporating a divider module. Dividers are the most complex elementary arithmetic operation circuits in terms of computation time, but for our Shor's algorithm circuit design we can again take advantage of the fact that only divisions by the integer to be factored, N , are required. Integer N is constant throughout each quantum iteration of Shor's algorithm and thus a simpler division module suffices.
There are a few quantum dividers known, among them there are some [25, 26] which are suitable for multiplicative inversion in the Galois field GF(2 m ) with depth of O(n 3 ) and O(nlog 2 n), respectively. Another divider suitable for integer division appears in [27] and is based in QFT with a depth of O(n 3 ). This divider receives two quantum integers and gives the quotient and the remainder. If one tries to convert it to a divider by constant then its depth can be reduced to O(n 2 ). Various algorithms for classical division of an integer by constant have been appeared in the literature, such as those in [5] and [28] . In this section we describe a quantum version of an algorithm proposed by Granlund and Montgomery in [5] . This algorithm divides a 2n bits integer by an n bits constant integer and generates an n bits quotient and an n bits remainder, subject to the constraint that the quotient is less than 2n. The algorithm can be easily modified to an unconstrained algorithm that divides an n bits integer by an n bits constant integer by simply zeroing the upper n bits of the dividend. The algorithm in [5] utilizes multiplications, additions, logical operations such as shifting and bit selections. It has a constant time complexity. Table 1 shows the algorithm in pseudocode format as presented in [5] . Table 1 . Granlund-Montgomery division-by-constant algorithm [5] . Comments, enclosed in /* */, in some of the lines show equivalent arithmetic operations.
uword n 2 = SLL(HIGH(z), n − l)+SRL(LOW(z), l); 5:
uword n 10 = SLL(LOW(z), n − l); 6:
sword n 1 = −XSIGN(n 10 ); 7:
uword n adj = n 10 +AND(−n 1 , dnorm − 2 n ); /* n adj = n 10 + n 1 · (dnorm − 2 n ) */ 8:
This division algorithm takes as input the unsigned integer z (dividend) and divides it by the constant unsigned integer d (divisor) giving as results the quotient q and the remainder r. The three computation steps of the initialization (lines 1-3 of Table 1 ) are to be done once, as they depend only on the constant divider. These initialization steps are hardwired in the quantum version of the algorithm and reflect a particular divisor which is the number to be factored. The computation steps of the main division procedure (lines 4-11) are executed whenever a new dividend must be divided by the constant divisor, that is at each iteration of the quantum part of Shor's algorithm for each new random number a. An explanation of the meaning of the variables and data types of the algorithm along with the various logical operations follows in Table 2 . Also shown is the required number of ancillae for each operation.
The shift operations above (SLL, SRA, SRA) can be easily implemented reversibly (without any bits discarding) with the help of ancilla register initialized with value 0. As shown in lines 4 and 5 of the algorithm, the result of the shifting is to be added to the valued 0 or added one after the other to the value 0, thus we can just select the desired bits to drive the input of the generic ΦADD unit of Figure 7 , while the QFT transformed input of the ΦADD unit is the ancilla. The original input to be shifted will remain intact in the initial register. Of course the ancilla register has to be set back to the zero value somehow at a later time.
The XSIGN operation is simply a copying of the most significant bit (the sign bit) of a register holding a signed integer, to an ancilla qubit. Similarly, this ancilla has to be zeroed later.
The AND operations are implemented as the arithmetic operations shown in the comments of lines 7 and 11 of the algorithm of Table 1 , that is additions on condition of the value of n 1 and dr, respectively.
The LOW operations in lines 4 and 5 of the algorithm are just the selection of the relevant bits to be shifted and then added by the QFT adders as described above. The third LOW in line 11 of algorithm is done implicitly as an addition shown in the comment of line 11.
The HIGH operation in line 4 is implemented with the help of an ancilla register, initially in value 0. The upper half bits are copied via CNOT gates to the ancilla register and later this ancilla must be reset to the zero value. The HIGH operation in line 11 is accomplished similarly to the LOW as the addition shown in the comment.
A quantum division by constant circuit implementing the algorithm of [5] is depicted in 
Logical left shift of x by i bits n n n SRA (x, i)
Arithmetic right shift of x by i bits n n n SRL (x, i)
Logical right shift of x by i bits n n n
Bitwise logical AND of x and y n n 0
Upper half of integer x 2n n 0 or n LOW (x)
Lower half of integer x 2n n 0 uword n bits unsigned integer sword n bits signed integer udword 2n bits unsigned integer sdword 2n bits signed integer the two diagrams of Figures 13 and 14 (subsequently referred as Figures 13-14) . A quantum circuit for this algorithm needs a few ancilla qubits because of the intermediate variables used in its classical counterpart, like m ′ , d norm , n 2 , n 10 , n 1 , n adj , q 1 , dr and these ancilla qubits must be zeroed again (assuming initial zero state) at the end of the computation, since we want to reuse them for subsequent computations. Figures 13-14 show a quantum circuit that implements the algorithm of Table 1 for the case n = 4 and for a constant divisor d = 5. The extension for other sizes of n and different constant divisors d is straightforward; we refer to such division circuits as GMΦDIV.
Building block and registers of the quantum divider.
A generic GMΦDIV circuit will have a total of 7n + 1 qubits, 5n + 1 of which are the ancilla qubits. The GMΦDIV unit uses the following blocks and their inverses (inverses are noted with the same symbol with the thick bar on the left instead of the right):
• QFT for computing the quantum Fourier transform.
• Three types of adders ΦADD, that is adder with quantum integer, adder with constant and controlled adder with constant. Their inverses are simply the reverse circuit (signal flow from output to input) with the angles of rotation gates having the opposite sign.
• Multiplier/accumulator ΦMAC and its inverse which is simply the reverse circuit with opposite sign angles in its rotation gates.
• CNOT, X (NOT) gates and SWAP gates (implied by the rerouting of the registers around the third ΦMAC unit).
The input qubits of the GMΦDIV circuit are grouped in a qubits register (Reg0:Reg1), five qubits registers (Reg2,. . .,Reg6), most of which are ancillae, and a single ancilla qubit (Aqbit) as shown in Figures 13-14 . We give below a description of the purpose of each register:
• Reg0:Reg1: We distinguish two cases:
(a) In the generic divider case, where we divide an n qubits number by an n bits constant, this register initially contains the dividend z in the qubits of its lower half, while the upper half is initially set to zero. This way we conform to the constraint that the quotient must be less than 2n. At the end of the computation, this register will contain the remainder r in its lower half and zero in its upper half. The upper half acts essentially as an ancilla register. (b) In the special case where we divide a 2n qubits number by an n bits constant, under the restriction that the quotient is known to be less than 2n, both Reg0 and Reg1 will contain the upper and lower part of dividend, respectively. Since both cases of division differ only in the permitted type of initialization in registers Reg0 and Reg1, otherwise they have the same circuit network, we distinguish these cases by different symbols as shown later.
• Reg2: This register contains the quotient q at the end of the computation. It is initialized in the zero state.
• Reg3: Ancilla register holding the intermediate variable q 1 . Initialized and end up in zero state.
• Reg4: Ancilla register used to successively hold the values n 2 , n 2 + n 1 , n 2 , 0, n 1 , 0. Initialized and end up in zero state.
• Reg5: Ancilla register used to hold the value HIGH(m ′ (n 2 + n 1 ) + n adj ). Initialized and end up in zero state.
• Reg6: Ancilla register used to successively hold the values n 10 , n adj , LOW(m ′ (n 2 + n 1 ) + n adj ).
• Aqbit: Ancilla qubit used to hold the sign n 1 . Initialized and end up in zero state.
Next a brief description of the whole circuit is given. Part of the circuit is dedicated to forward computations, while another part is dedicated to restoring the ancilla qubits back to the zero state, so as the whole circuit is reversible. The latter part stands out as the gray shaded area. We begin describing the forward computations. For simplicity we refer to the values of the registers as integers regardless of being integers in the computational basis or being their respective values in the quantum Fourier transform domain, in other words we ignore in the description the various QFT blocks present in the register buses. In essence QFT and inverse QFT blocks are needed at the buses before and after, respectively, each arithmetic block that process integers in the Fourier domain. These are: the bus of one of the integers of every kind of adder ( ΦADD, CΦADD ) and the accumulator bus of each ΦMAC block. Whenever two adders are connected one after the other in order to successively add different values to a quantum integer, there is no need to transform from the QFT domain back to the computational basis and then again perform the forward transform. The schematic diagram is adequate to distinguish when a bus has an integer in the computational basis or in the Fourier domain.
Forward computations of the quantum divider.
Initialization steps (Lines 1, 2, 3, of the Algorithm)
As noted before, the circuit of The first operation in the diagram is to compute the value of SLL(HIGH(z), n − l) = (z 6 z 5 z 4 0) 2 to be added to Reg4. Indeed, we select these three qubits of from Reg0 along with a zero qubit from ancilla Reg5 and add them to Reg4 through the use of an ΦADD unit. (This operation is to be done only in the special case (b) of the divider mentioned above where both halves of the dividend may contain non-zero values. In the general case where the upper half contains zero values this operation becomes gratuitous). The next adder affecting Reg4 is the one that selects three zero qubits from Reg5 as most significant qubits and the qubit z 3 to add to the Reg4, that is to add SRL(LOW(z),l)= SRL(LOW(z), 3) = (000z 3 ). This way we have computed in Reg4 the quantity n 2 . In the same manner we compute in Reg6 the value of n 10 . Having computed n 10 , it is straightforward to compute the sign n 1 in the Aqbit by using a CNOT gate controlled by the most significant qubit of Reg6 and targeting the Aqbit.
Computation of nadj , q 1 (Lines 7,8 of Algorithm) Now, we add the constant d c (that is d norm − 2 n ) to Reg6 (having already the value n 10 ) conditioned on the value of n 1 , thus forming the quantity n adj . Also, we add n 1 to Reg4, forming the value n 2 + n 1 . Now the first ΦMAC(m ′ ) unit has at its accumulator input (high qubits at Reg5, low qubits at Reg6) the value n adj and has at its multiplicand input (Reg4) the value n 2 + n 1 . Thus, the ΦMAC outputs have Reg4=n 2 + n 1 and (Reg5:Reg6)=m ′ (n 2 + n 1 ) + n adj . By copying with CNOT gates the content of Reg5 to Reg2 we have at Reg2 the value HIGH(m ′ (n 2 + n 1 ) + n adj ). Then we can add to Reg2 the value of Reg4, which is still n 2 + n 1 and then we subtract n 1 leaving as end result the desired q 1 = n 2 + HIGH(m ′ (n 2 + n 1 ) + n adj ).
Computation of d r (Line 9 of Algorithm)
The second ΦMAC(-d) unit has at the accumulator input (Reg0:Reg1) the dividend z and at the multiplicand input (Reg2) the value q 1 , forcing the output (Reg0:Reg1) to be z − d · q 1 and after subtracting the constant d becomes
Computation of the quotient q (Line 10 of Algorithm)
Now that we have computed the d r value we are ready to proceed to the last steps of the algorithm of Table 11 doing a sign check to the quantity d r as these steps suggest and this is equivalent to checking the most significant qubit of Reg0:Reg1. For this reason we add the integer 1 to the Reg2 conditionally on the inverted most significant qubit of Reg0:Reg1. This way we have formed at the Reg2 the quotient q, because if d r ≥ 0 then its inverted most significant qubit will be 1 thus adding the value 1 to q 1 , otherwise it adds nothing.
Computation of the remainder r (Line 11 of Algorithm)
Meanwhile q 1 has been copied to Reg3 by CNOT gates and becomes the multiplicand input of the third ΦMAC(d) unit. Its accumulator register Reg0:Reg1 has become again z − d · q 1 after the addition of d, and the end result for the accumulator register after the third ΦMAC(d) is to restore its initial value of the dividend z. The last ΦMAC(−d) unit acts on this register again, subtracting the product q · d, giving thus the remainder r at its lower half while its upper half becomes zero, thus completing the forward computations. Note that in both the generic case (dividend of n qubits) and in the special case (dividend of 2n qubits subject to the constraint that the quotient is known to be less than 2 n ) the upper half (Reg0) becomes zero.
Ancilla Restoration.
It remains now to show the computations that reset the ancilla qubits. The ancilla qubits to be reset are those in registers Reg3, Reg4, Reg5, Reg6 and the single qubit Aqbit.
• Reg3: The first reset occurs to Reg3 which contains q 1 . This is accomplished if we subtract from it the quantity n 2 + n 1 (stored in Reg4) and adding n 1 (stored in Aqbit) leaving a value of HIGH(m ′ (n 2 + n 1 ) + n adj ). But this value is already stored in Reg5 and a qubitwise CNOT operation from Reg5 to Reg3 effectively resets Reg3.
• Reg5: Then we reset Reg5 through the usage of an ΦMAC(−m ′ ), that is we add to the accumulator registers (Reg5:Reg6) containing m ′ (n 2 + n 1 ) + n adj the quantity −m ′ (n 2 + n 1 ) leaving the result n adj . But n adj is an uword and consequently the upper register (Reg5) becomes zero.
• Reg4: Next we reset Reg4 by subtracting from it the quantities n 2 and n 1 . Quantity n 10 is formed again easily from Reg0:Reg1 which now contains again the dividend z, by using the same method of shifting and additions we used in the forward computations. The value of n 10 is needed to reset the Aqbit as described below. Then by substracting n 10 we end up in the zero value in Reg4.
• Reg6: This register, which contains n adj , is reset by subtracting the constant d c conditioned on n 1 and subtracting n 10 .
• Aqbit: To reset qubit Aqbit we use the value n 10 formed in Reg4 at the step just before we reset it for the second time and use its most significant qubit to CNOT the Aqbit.
Note that the QFT divider proposed doesn't include any controlling qubit, but this is not required for the construction of the modular multiplier as will be shown. A symbol for the GMΦDIV for the generic case, that is dividend and divisor of n bits wide, is shown in Figure  15 with the name GMΦDIV1. This symbol shows only the qubits used for input (dividend with the upper qubits having initial value of zero) and outputs (quotient and remainder), leaving hidden the other ancilla qubits.
Regarding the GMΦDIV circuit, a thorough depth analysis leads to a depth of 244n − 8. In this study we have take in account the following facts. Each QFT unit has a depth of 2n−1 (through parallelization of its rotation gates), the constant adder ΦADD has a depth of 1, the controlled CΦADD and the adder ΦADD have a depth of n and the ΦMAC as analyzed in the previous section has a depth of 8n . In this depth analysis we have also taken into account that many of the blocks can be executed in parallel. Fault tolerance and implementation aspects are discussed in a separate paragraph in Section 7.
Generic Modular Multipler/Accumulator and Modular Multiplier
In this Section we build on the previous blocks two quantum circuits, the generic QFT based controlled modular multipler/accumulator and then we proceed to a generic quantum controlled modular multipler which can be used as the basic building block for the modular exponentiation circuit as shown in Figure 3 . 
Generic Controlled QFT Modular Multiplier/Accumulator -ΦMAC MOD1
Controlled modular multipliers/accumulators can be built using the ΦMAC and GMΦDIV1 units as their basic blocks. Such blocks can realize Eq. 17, and then can be used as described in Section 5.2 to realize a controlled modular multiplier as that of Eq. 3. When the multiplicand input of the ΦMAC unit is n qubits wide its accumulator is 2n qubits wide. These 2n qubits must be fed as input to the dividend input of the GMΦDIV1 to compute the modular result. Therefore, the size of the GMΦDIV1 unit must such that it can receive a dividend of 2n qubits, which means that the dividend input must be 4n qubits wide and its upper half 2n qubits should be zero. Therefore the required ancillae number for the GMΦDIV1 grows from 5n + 1 to 10n + 1. Note that a simple interconnection of the two units in succession is not adequate to give a result that follows Eq. 17 because the GMΦDIV1 unit gives at its outputs both the remainder which is the useful part of the computation and the quotient which contains useless qubits that must be reset to keep the reversibility of the circuit and can be reused at a later time.
The proposed architecture of the generic controlled modular multiplier/accumulator by constant, named ΦMAC MOD1, is shown in Figure 16 . This circuit diagram shows 7n + 1 qubits, but there are 10n + 1 more hidden qubits in the GMΦDIV1 symbol (the ancillae of the first divider can be reused in the second one, as the second one cannot be operated in parallel to the first) which we don't show for the clarity of Figure 16 . The input lines with a slash symbol in the figure correspond to buses of n qubits. It is straightforward for the reader to understand the equivalence between the symbols with individual qubits presented in previous sections with the ones in Figure 16 having buses as inputs and outputs. Apart from the two basic blocks and the QFT units there is a group of CNOT gates in this diagram. These units operate on a qubitwise basis, i.e. the first qubit of the controlling bus controls the CNOT of the first qubit of the target bus, etc. An analysis of this circuit follows for the two cases of the controlling qubit |c = |1 and |c = |0 . As in the previous Section, we will not care of the various QFT blocks present in the register buses and we give the integers values as not being QFT transformed. For the case of |c = |1 both ΦMAC units are enabled. Initially all the n ancilla qubit buses are in state |0 while the value y, the number to be multiplied by the constant a, is fed to the multiplicand input of the first ΦMAC(a) unit. After the operation of this ΦMAC(a) unit the multiplicand qubits are still |y while the 2n qubits of its accumulator go to state |0 + ay = |(ay) U |(ay) L , where subscripts U and L denote upper and lower qubits, respectively. These 2n qubits feed the dividend input of the GMΦDIV1(N ) giving as outputs the remainder |(ay mod N ) U |(ay mod N ) L = |0 |(ay mod N ) L and the quotient |q U |q L , where N is again the number to be factored. It is assured that the upper 2n − n = n qubits of the remainder are zero because N is n bits wide. The remainder is copied with the aid of the group of the CNOT gates to an n qubits bus and is fed to an inverse GMΦDIV1(N ) unit whose other input is the quotient |⌊(ay)/N ⌋ computed by the first GMΦDIV1(N ) unit. Such an inverse divider can be easily designed by reversing the signal flow of the normal divider and setting the angle in every rotation gate of the inverted GMΦDIV1 to the opposite of the original angle. By feeding the quotient and the remainder in an inverse GMΦDIV1 we take as output the input that would give this remainder and quotient, that is |ay at the top 2n qubits and |0 at the bottom 2n qubits (an inverse divider effectively becomes a multiplier). The second ΦMAC(a) unit, which is inverted, takes as multiplicand input the state |y and as accumulator input the output of the previous inverted GMΦDIV1(N ), |ay . Similarly, the outputs of this inverted ΦMAC(a) are the inputs that would lead a normal ΦMAC unit to give as outputs the inputs being fed to the inverted, that is |y at the top n qubits and |0 at the lower 2n qubits. This way we achieved to clear the useless, in our application, quotient. At this point, we have the desired remainder |(ay mod N ) available along with the initial input |y .
The case of setting the control qubit |c = |0 is simpler than the previous one. Both the ΦMAC units are disabled and they simply pass their inputs unmodified to their outputs. Therefore, input |y traverses the circuit through the ΦMAC units while the ancilla buses remain in the zero state. 
Generic Controlled QFT Modular Multiplier -ΦMUL MOD1
The last step in the construction of the modular multiplier required by Shor's algorithm is to clear the state |y at the output of the modular multiplier/accumulator to the zero state so that we can successively connect several modular multiplier units as shown in Figure 3 . Figure 17 shows a method for clearing the undesired |y [3] . Two ΦMAC MOD1 units are used in this diagram, with a block of controlled SWAP gates (Fredkin gates). The second ΦMAC MOD1 unit is a reverse unit with multiplication parameter a −1 , where the inverse a −1 is defined with respect to the operation of multiplication modulo N , that is it must hold a · a −1 (modN ) = 1. Such an inverse always exists, because the randomly picked number a is selected based on the restriction that it must be co-prime with N . The analysis of this circuit for the case of |c = |0 is very simple as both the ΦMAC MOD1 units and the CSWAP gates are disabled. Thus, input state |y remains unmodified and passes to the output, while all the ancilla qubits remain in the zero state. In the case of |c = |1 , the first ΦMAC MOD1(a, N ) unit gives as result the input |y and the remainder |r = |ay mod N . This remainder is then fed, through the CSWAP gates, to the multiplicand input of the second ΦMAC MOD1(a −1 , N ) unit, while the accumulator input of this second unit is |y . This way the multiplicand output of ΦMAC MOD1(a −1 , N ) becomes the remainder |r while the accumulator becomes |y − a −1 (ay mod N ) mod N = |y − y = |0 .
Combining the two case of |c = |0 and |c = |1 we have the general case transformation:
which has exactly the same form as Eq. 3, if the ancilla qubits are not taken into account. The final result is that we can combine many ΦMUL MOD1 units of Figure 17 as shown in Figure 3 to build a quantum modular exponentiation circuit.
Optimized Modular Multipler/Accumulator and Modular Multiplier
Exploitation of the specific application where the modular multiplier is to be used can be advantageous in terms of both depth and qubits requirements. The following paragraphs present optimized versions of the modular multiplier/accumulator and modular multiplier.
The second version of the modular multiplier/accumulator, which we denote as ΦMAC -MOD2, exploits the specific application to be used to, namely Shor's factorization algorithm. As shown in Figure 3 , each modulo N multiplier unit takes as input the output of its previous unit which is again a modulo N multiplier block (or the integer 1 for the first unit) and thus this input is always less than N . This input is to be multiplied by an integer which is again always less than N . Therefore, the product of these two integers, being less than N 2 , has to be divided by N to calculate the remainder. The quotient of this division is of course again less than N . Taking as n = ⌈log 2 N ⌉ the number of qubits for the division circuit we can see that for this specific case the quotient is less than 2 n . In other words, the restriction imposed for the operation of the Granlund-Montgomery division algorithm holds. For this reason we can use the division circuit of Figures 13-14 with a size of only n bits, that is a dividend of 2n qubits (the upper half is not necessary to be zero) and quotient and remainder sizes of n qubits, instead of using the double sized generic divider of the previous section. We introduce a new symbol for the same divider in Figure 18 , merely reflecting the fact that all of the 2n qubits are reserved for the dividend, in contrast to the symbol of Figure 15 where half of them where set to zero in order to comply with the restriction of the quotient being less than 2 n . All the other internal aspects of the GMΦDIV2 are the same as of GMΦDIV1. This second version of the divider is to be used exclusively in a Shor's quantum algorithm architecture where the quotient is expected to be always less than 2 n , while the first version of the divider can be used whenever a general quantum divider by constant is needed.
The proposed architecture of the second version of controlled modular multiplier / -accumulator by constant, named ΦMAC MOD2, is shown in Figure 19 . The circuit diagram shows a total of 4n + 1 qubits but there are 5n + 1 more hidden qubits in the GMΦDIV2 symbols which are not shown for the shake of clarity of Figure 19 . Again, the input lines with a slash symbol in the figure correspond to buses, each bus consisting of n qubits. Using similar arguments as in the previous section we give a brief analysis of this circuit.
For the case of |c = |1 both ΦMAC units are enabled. The accumulator register output of the first ΦMAC(a) unit is in state |ay U |ay L , while its multiplicand register still holds the multiplicand |y . The product |ay U |ay L is then fed to the first GMΦDIV2(N ) to produce the remainder (upper bus of GMΦDIV2(N )) and the quotient (lower bus of GMΦDIV2(N )). The remainder is copied to the lower ancilla bus of the circuit and both the quotient and the copied remainder are fed to an inverted GMΦDIV2(N ) unit, giving again |ay U |ay L at its output. The second (inverted) ΦMAC(a) unit has then at its multiplicand input the |y and at its accumulator input |ay U |ay L , setting its accumulator output to state |0 . Now, as in the case of ΦMAC MOD1, we have the desired remainder |(ay mod N ) available along with the initial input |y . Similarly, the case of |c = |0 leads the top qubits bus to have the initial input |y , while all the other buses are set to the zero state.
A design of a modular multiplier based on the optimized multiplier/accumulator ΦMAC -MOD2 is shown in Figure 20 . This design is very similar to the generic case of Section 5.2 using the generic ΦMAC MOD1 unit and for this reason we don't analyze the circuit.
Complexity Analysis
In this section we analyze the depth (speed), width (the required number of qubits) and the quantum cost (total number of equivalent one or two qubit gates) of a quantum modular exponentiation circuit, when implemented using either the ΦMUL MOD1 unit, or the optimized ΦMUL MOD2 unit. We also compare the two proposed designs with other designs found in the literature, in terms of depth and width. We begin the depth analysis for the case of the ΦMUL MOD1 controlled modular multiplier as top level unit for the modular exponentiator. The ΦMUL MOD1 block consists of the two ΦMAC MOD1 units and controlled SWAP gates (CSWAP), while each ΦMAC MOD1 unit consists of the units QFT, ΦMAC, GMΦDIV1 whose depth is already analyzed and CNOT gates. As it is shown in Figure 16 none of these units can operate in parallel, because each one gets its inputs from the previous one, so the depth of this modular multiplier/accumulator is merely the sum of the depth of each unit. We note here that the depth of the CNOT unit used in ΦMAC MOD1 is 1 since the gates of this unit can operate in parallel and the depth of the CSWAP unit used in ΦMUL MOD1 is about 5n (a CSWAP gate consists of two CNOT gates and a Toffoli gate). The QFT size is for 2n qubits and also the GMDIV1 size is for 2n bits dividend even if the divisor N is n bits wide, therefore the depths of the QFT and GMΦDIV1 units used in the ΦMUL MOD1 unit are 2 · 2n − 1 = 4n − 1 and 244 · 2n − 8 = 488n − 8, respectively. In Table 3 we summarize the depth of each unit used in the modular multiplier unit (we have take into account that each multiplier unit uses two multiplier/accumulator units), the number of units of each type that are used, the depth contribution of each type of unit and finally we calculate the total depth for the controlled modular multiplier ΦMUL MOD1 which is 2021n − 38. Since the complete modular exponentiator circuit consists of 2n ΦMUL MOD1 blocks successively connected in series, its depth is about 2n · 2021n = 4042n 2 . As for the number of qubits required for the complete modular exponentiator circuit (ΦEXP1), we see that in the case of the ΦMUL MOD1 unit, it requires the same number of qubits as the controlled modular multiplier, that is 7n + 1 qubits plus the hidden ancilla bits of the GMΦDIV1 not shown in Figure 16 . The ancilla qubits for a GMΦDIV1 unit of size 2n is 10n + 1 qubits, so the total qubits required for the circuit is 17n + 2. The quantum cost for the ΦMUL MOD1 modular multiplier calculated from Table 3 is about 2900n 2 , and thus the cost of the first modular exponentiation circuit is about 5800n 3 .
A similar depth analysis for the second, optimized proposed design of the complete modular exponentiator ΦEXP2 that utilizes the ΦMUL MOD2 is shown in Table 4 . When the optimized modular multiplier is used we get an improved depth of about 2n · 1045n = 2090n
2 , that is half the depth of the case of using the generic ΦMUL MOD1 multiplier. However, the most important gain in using the ΦMUL MOD2 is that the required qubits are only the 4n + 1 qubits shown in Figure 19 plus the 5n + 1 qubits hidden inside the symbol of GMΦDIV2, that is a total of 9n + 2, a significant improvement over the 17n + 2 qubits if using the ΦMUL MOD1 modular multiplier requirement. Similarly, the quantum cost for the ΦMUL MOD2 modular multiplier is about 800n 2 , hence the quantum cost for the modular exponentiator circuit is about 1600n 3 . We compare the two proposed designs to various quantum modular exponentiation circuit designs found in the literature. Table 5 shows the abbreviated names of the basic building blocks for each exponentiation circuit as given in subsection 2.2, a description of its main building block, the number of qubits required for the full modular exponentiation circuit and an estimation of its depth. The two circuits proposed in this paper are referred in Table 5 as ΦEXP1 and ΦEXP2. The design ΦEXP1 is the modular exponentiation circuit built from the generic components GMΦDIV1 and ΦMAC MOD1 and has inferior performance to the ΦEXP2 because it doesn't exploit the property mentioned in Section 6. It appears to the comparison table just for reference.
Regarding the circuit depth, it is referred to the depth of one-qubit gates or two-qubits gates. Whenever three-qubit gates are encountered (e.g. Toffoli gates) their depth is rough approximated to an equivalent depth of one-qubit or two-qubits gates by assuming each three-qubit gate can be replaced by five one-qubit or two-qubits gates. Not all designs of the literature provide a full circuit; thus some estimations are rough and are based on [16, 18] and our assumptions. For example to calculate the depth of a full exponentiation circuit based on an particular adder if a full circuit for the exponentiation operation is not given, we made the assumption that a modular adder for the exponentiation circuit needs five normal adders to be built. At this point we have to warn that some depths as referred by some authors are not to be taken as is, as these authors tend to make their calculation not by counting one-qubit, two qubit gates and converting the depth of the Toffoli gates to an equivalent depth, but they rather group together various gates and count computation steps for each group. Also, in some of the previous works the depth is calculated as two qubit interactions, e.g. an arbitrary sequence of gates on two adjacent qubits is measured as having depth 1. This assumption, depending on the specific physical implementations, may not hold. For the above reasons (not full or detailed circuit given, adjacent qubit gates depth assumption) in some entries of Table  5 we give measures in O(·) notation instead of expressions with leading order constants.
We can see in Table 5 that the ΦEXP2 circuit outperforms in terms of speed in most cases all the circuits that are based on ripple carry adders, carry look-ahead adders and outperforms Beauregards and Fowler-Devitt-Hollenberg QFT based circuits, while at the same time requires qubits of the same size order.
Algorithms D, E and F of Van Meter and Itoh (VI) try to improve the depth by applying twice the qubits number of Zalka's circuit. At this point we have to mention that Zalka's first circuit makes only approximate calculations of the modular exponentiation function. The other architecture which has comparable asymptotical depth to ΦEXP2 is Kutin's one-dimensional architecture based on QFT addition, being an approximate calculation circuit like Zalka's first circuit. The second one of Kutin's circuit is slightly worse in terms of depth and makes the same approximation as its first.
In conclusion, the ΦEXP2 circuit has the lowest asymptotical depth among the circuits that require a linear number of qubits smaller than 10n and are based on exact (as opposed to approximate) calculations.
The ΦEXP2 circuit natively uses almost exclusively two-qubit gates (the only exception are the CSWAP gates which use Toffoli gates). This is an advantage over most of the architectures of Table 5 (apart from Beauregard's circuit which can be also transformed to use almost exclusively two qubit gates) because physical implementations of quantum gates of three qubits is difficult [20] . Even recent proposals of Toffoli gate implementation in various technologies [21, 22, 23, 24] essentially resolve this problem by decomposition into two qubit gates.
On the other hand, concerning the implementation, the proposed architecture has two major weaknesses. The first comes from the fact that it uses extensively controlled rotation gates and there are known problems concerning the fault tolerance of such gates [16] . In general, the rotation gates are not included in the family of gates that can be realized in a fault tolerant manner using known quantum error correcting codes, e.g. Steane codes. But even if they are not inherently fault tolerant they can become such, if a decomposition into fault tolerant gates is applied to them exploiting the Solovay-Kitaev theorem [30] .
The problem of decomposing an arbitrary quantum single qubit gate into a pre-determined set of fault tolerant gates is important because for such a decomposition a cost have to be paid related to the number of the sequence of gates to be used to realize the decomposition and consequently it is related to a depth increment of the total circuit. The Solovay-Kitaev theorem states that given a small constant ǫ, an arbitrary gate U can be approximated by a finite sequence of gates equivalent to a gate S up to an approximation error ǫ (that is d(U, S) < ǫ, where d is a distance function), the length of this sequence being O(log c (1/ǫ)). The constant c is somewhere between 1 and 2. As the smallest rotation angle in the rotation gates of the proposed architecture is of the order π/2 n , the required approximation error is of the same order (otherwise we would use the identity gate instead [31] ) and the depth cost is of the order n c .
Much research has been done in the area of this problem. Some of this work is oriented to improve the constant factor c that is to improve the cost and depth of the decomposed circuit. In [31, 32] a decomposition of a controlled rotation gate into two single qubit rotation gates and a CNOT gate is applied, and then the single qubit rotation gate is approximated, up to an error constant ǫ, by a sequence of H and T (π/8) gates. It is shown that this approximation has a length linear in O(log(1/ǫ)), that is the constant c is equal to 1, but the major drawback of this method is the synthesis time required, which is exponential in 1/ǫ.
Very recently, a very intense research activity has been observed in the area of efficiently synthesizing arbitrary unitaries using fault tolerant primitive gates. Some work is oriented in trading-off circuit complexity with synthesizing time complexity, other work is diverted between building arbitrary gates with and without ancillae, and some other work is directed to using not standard primitive gate set. A non exhaustive list of such work includes [33, 34, 35, 36, 37] . In summary, these results show that an arbitrary gate can be approximated with linear length in its accuracy 1/ǫ and with linear synthesis time in 1/ǫ. The constant in the complexity of the approximation circuit is about 10 for the most promising proposals. We think, as these results suggest, that the proposed architecture for modular exponentiation could be a candidate architecture in the future if someone gives priority to depth.
The second weakness of the proposed architecture is that it does not account for the possible constraints on the communication distance between the qubits that may imposed by the underlying physical implementation. For example in [38] is shown that the physical mapping of any quantum adder of Ω(log 2 n) depth to a k-dimensional nearest neighbors architecture limits its theoretical depth to Ω( k √ n). Such depth limitations are due to the additional SWAP gates needed to convert from the abstract concurrent architecture to the nearest neighbor architecture.
Other models of quantum computation more suitable for long distance communication between gates are the measurement based quantum computation (MBQC) [39] where the interaction between distant qubits can be accomplished in constant time. In [40] the DKRS carry look-ahead adder is redesigned in the MBQC context and it is shown that its logarithmic depth can be maintained but with a substantial overhead in space requirements.
Surface code quantum computing is another promising scalable architecture which also permits long distance interactions [41, 42, 43] . In general, the estimation of area and speed of a quantum algorithm is a cumbersome task when considering the real physical implementation of the algorithm, including the error-correcting codes which achieve the required fault-tolerance. In this view, the comparison between the various designs exposed in Table 5 is only indicative for their performance.
It is important to note that the ΦEXP2 circuit can be made about three times faster if the approximate QFT method of performing the additions [2, 44, 45] is utilized. Unfortunately, the approximate QFT method can not be applied to the the ΦMAC blocks because the angles in every rotation gate in this block is a sum of angles in a range from the bigger to smaller angle, depending on the numbers to be multiplied (see Eq. 13).
Conclusion
In this paper we have presented novel quantum arithmetic circuits, all based on the quantum Fourier transform representation of an integer or a superposition of integers; circuits are utilized for a novel, efficient realization of Shor's factorization algorithm.
The first circuit is a controlled multiplier by constant and accumulator (ΦMAC) using 3n + 1 qubits and having a depth of 8n, where n is the bit width of the multiplication operands.
The second circuit (GMΦDIV) is a divider by a constant integer that produces both the quotient and the remainder. This circuit is inspired by an algorithm for classical computation given by Granlund and Montgomery [5] . The depth of the circuit in its second version (GMΦDIV2) is about 244n and it requires 7n + 1 qubits, where n is the bit width of the quotient and the remainder.
The third circuit is a controlled modular multiplier, i.e. a circuit that multiplies a quantum integer by a constant and gives their product modulo another integer. Two versions of this circuit have been analyzed:
• a generic circuit (ΦMUL MOD1) without restrictions in the range of integers it gets as input and constant. This circuit has a depth of about 2000n, requires 9n + 1 qubits and has a total quantum cost of 2900n 2 two-qubit gates;
• an optimized circuit (ΦMUL MOD2) suitable for Shor's algorithm with improved depth of about 1000n, improved qubits requirement of 5n + 1 and a total quantum cost of 800n 2 two-qubit gates.
If we design the modular exponentiator block required by Shor's algorithm with this second optimized modular multiplier we can achieve a depth of 2000n 2 using 9n + 2 qubits, where n is the bit width of the integer to be factored by the algorithm. Further speed improvement can be achieved if we apply the approximate QFT method in every adder unit of the circuit. The proposed designs provide several advantages over other designs previously proposed in the literature in terms of circuit depth and qubits count.
